# **Approximately Optimal Cache Man**agement

Xiaoming Gu, Chen Ding Department of Computer Science University of Rochester



# START GAME


- What is PACMAN?
  - A famous video game



 An ongoing compiler study to reduce cache misses using hardware bypassing supports



## The Framework





- Motivation
- Hardware Bypassing Support
- An Example
- Details of Analysis and Transformation
- Summary



- Motivation
- Hardware Bypassing Support
- An Example
- Details of Analysis and Transformation
- Summary



### Motivation

- Running a sequential program alone on a multi-core chip
  - hard to parallelize the program
  - running alone for no interference
    - reduce cache misses

Section 2012 PACMAN: focus on reducing cache misses for sequential programs running alone




#### Motivation

- Hardware Bypassing Support
- An Example
- Details of Analysis and Transformation
- Summary



# Normal LRU Inst.




(a) Normal LRU at hit: w, assuming at entry  $S_3$ , is moved to the top of the stack

(b) Normal LRU at a miss: w is placed at the top of the stack, evicting  $S_m$ 

Figure 2. The Normal LRU memory access instruction



# Bypass LRU Inst.



(a) Bypass LRU at a hit: the bypass moves  $S_3(w)$  to the bottom of the stack

(b) Bypass LRU at a miss: the bypass posits w at the bottom of the stack, evicting  $S_m$ 

Figure The Bypass LRU memory access instruction



- Motivation
- Hardware Bypassing Support
- An Example
- Details of Analysis and Transformation
- Summary






- Jacobi Successive Over-relaxation
  - from NIST SciMark 2.0
  - a classical stencil computation
  - compiled by LLVM 2.7 using gold plugin with -O4

```
Algorithm The original kernel of SOR
```

```
Require: G is a 2-dimensional double array with the size M*N
1: for p = 1; p < NUM\_ITERATIONS; p++ do
2:
       for i = 1; i < M-1; i++ do
3:
          Gi = G[i];
4:
          Gim1 = G[i-1];
5:
          Gip1 = G[i+1];
6:
          for j = 1; j < N-1; j++ do
7:
              Gi[j] = 0.3125*(Gim1[j]+Gip1[j]+Gi[j-1]+Gi[j+1])-0.25*Gi[j];
8:
          end for
9:
       end for
10: end for
```

### The Gap between LRU and OPT





**Figure** The miss curves of SOR on fully-associative cache (cache line size = 64B, mc = miss curve, mrc = miss reduction curve)

M=N=512



#### The Transformation





**Figure** The miss curves of SOR on fully-associative cache (cache line size = 64B, mc = miss curve)

64K

Cache size (Byte)

256K

16K

**Ž**56

1K

4K





4M

16M


1M

- Motivation
- Hardware Bypassing Support
- An Example
- Details of Analysis and Transformation
- Summary



# The Analysis

- Simulate OPT
  - for a given cache configuration
  - each run-time access has three fields
    - data addr, static ref. ID, and bypassing flag (off by default)
  - when an eviction happens, set bypassing flag on for the previously last access to the victim



# The Analysis (cont'd)

- Simulate OPT (cont'd)
  - calculate bypassing ratios for all memory references

by passing ratio of a reference =

 $\frac{\text{#accesses generated by the reference and with by passing flag on}}{\text{#accesses generated by the reference}}$ 

• the references with high bypassing ratios are the candidates for bypassing



# The Transformation


#### • Loop unrolling

- find out the target references in IR using the candidates' ref. IDs
- figure out the last touch to a cache line in the innermost loop body
  - the cache line size
  - the array element size
  - the loop step stride
  - the array indexing
- separate the last touch using loop unrolling
- tag the last touch with bypass LRU



### SOR by PACMAN


#### NUM\_ITERATIONS=10, M=N=512 fully-associative, 512KB, line size=64B




- **Table**The statistics of memeory references
  - Gim1[j] is the candidate
    - only do bypassing for the last touch in the innermost loop body
      - spatial locality retained
      - use loop unrolling to do separation in practice




# Why only the Second Working Set Improved?



- PACMAN simulation only at the second working set
- Reduce cache misses for the second working set








**Figure** The miss curves of SOR on 16-way set-associative cache (cache line size = 64B, mc = miss curve, mrc = miss reduction curve)

**Figure** The miss curves of SOR on 4-way set-associative cache (cache line size = 64B, mc = miss curve, mrc = miss reduction curve)

- Keep losing benefits on cache with lower associativities
- The improvement is still significant in the improvement is still significant



**Figure** The miss curves of SOR on fully-associative cache (cache line size = 64B, mc = miss curve, mrc = miss reduction curve)

**Figure** The miss curves of SOR on fully-associative cache (cache line size = 64B, mc = miss curve, mrc = miss reduction curve)

• The improvement is scalable with input sizes



# Future Work

- extend PACMAN for general applications
- more realistic hardware environment
  - multi-level pseudo-LRU cache
  - the differences between loads and stores
  - the interaction with prefetching



# Summary

- **Use simple hardware bypassing supports**
- Find out bypassing references by simulating OPT
- Cache misses are reduced very close to the optimal case
- Achieve significant improvement even on low associativity cache
- Che training results can be used for a real run with a larger input size



