Any idea to reduce the AST size?

["Welson Sun" <welson@et.byu.edu>]

I am writing an EDIF parser with SableCC and it works fine until it reads in
some huge Edif file ( like those big designs for Virtex FPGA), the AST will
occupy several hundred megabytes memory !!! I am wondering if there is a way
to reduce the AST size, othersize I have to switch to JavaCC, but I am not
sure how much memory improvement I will get from JavaCC.

Yours,

Welson Sun

----------------------------------------
1285 N Freedom Blvd Apt 15
Provo, UT, 84604

Home:   (801) 343 2515
Office: (801) 422 7206
Email:  welson_sun@yahoo.com
MSN:    welson_sun@hotmail.com
------------------------------------------